Padhy, Srinibasa, VLSI Design and Embedded System, School of Electronics, KIIT University Bhubaneswar, Odisha, India, India
-
Vol 6, No 3 (2016) - Research Articles
A Unified Ultra Low Power Architecture of Probabilistic Adder Based on GDI Technique
Abstract
ISSN: 2249 – 474X