Author Details

Shah, Rahul A.

  • Vol 3, No 2 (2013) - Research Articles
    Logic Optimization Algorithm based on Shannon’s Expansion: Reduction in Area, Power and Delay for Pass Gate Implementation
    Abstract