Comparative Analysis of Phase Frequency Detector for Phase-Locked Loops

Abstract

This paper presents phase frequency detector using different gates like AND, NOR and NAND and comparative simulation result analysis is carried out. The simulation is carried out using 0.18 μm CMOS process technology with supply voltage 1.8 V. NAND based PFD has lowest power consumption then other and it is 4.2587 µW at 1 GHz Frequency and dead zone to 18 ps which means having approximately zero dead zone problem. So, it is suitable for low power application.

Keywords: Dead zone, glitch period, phase-locked loops, phase frequency detector

Cite this Article

Gunjankumar R. Modi, Priyesh P. Gandhi, Nilesh D. Patel. Comparative Analysis of Phase Frequency Detector for Phase-Locked Loops. Journal of VLSI Design Tools and Technology. 2017; 7(1): 18–28p.