VHDL Implementation of 4 Bit Multipliers: Comparative Study with Vedic Multiplier

Abstract

The multiplier and adder are the basic building blocks of ALU of any processor and speed of this processor are greatly depends on these building blocks. The performance of multipliers can be analyzed using its performance parameters like speed, power consumption, complexity, etc. In digital signal processors as well as in general processors high speed can be achieved using this multiplier block. The Vedic multiplier architecture exhibits speed improvements and Reversible computing will lead to improvement in energy efficiency.

Keywords: Vedic mathematics, Urdhva-Triyagbhyam, Reversible logic

Cite this Article

Sayyad MA, Chaware UR. VHDL Implementation of 4 Bit Multipliers: Comparative Study with Vedic Multiplier. Journal of VLSI Design Tools and Technology. 2015; 5(3):   122–127p.