Open Access Open Access  Restricted Access Subscription or Fee Access

Design and Analysis of an Efficient Fast Low Power 1 Kb SRAM Cell Using 90nm and 45 nm Microwind Technology

A. K. Pathrikar, Rajkumar S. Deshpande

Abstract


This paper proposes a review on study and analysis of an efficient fast low power 1 Kb SRAM cell using 90 and 45 nm Microwind technology. In this paper we have proposed the tentative improvement in performance parameters of SRAM cell like power dissipation, read or write speed, stability and signal to noise margin ration (SNM) using CMOS scaling.

 

 

Keywords: SRAM, CMOS scaling, Microwind

Cite this Article

 

Pathrikar A.K, Deshpande Rajkumar S. Design and Analysis of an Efficient Fast Low Power 1 Kb SRAM Cell Using 90 and 45 nm Microwind Technology. Journal of VLSI Design Tools and Technology (JoVDTT). 2015; 5(2): 1–3p.


Full Text:

PDF

Refbacks