Open Access Open Access  Restricted Access Subscription or Fee Access

Comparative Study of a 32 bit Clock Gated ALU based on Carry Skip Adder and Ripple Carry Adder

Ankit Mitra


The ALU is one of the most frequently accessed modules in a CPU and is utilized during most instruction executions. Hence the power consumption of the ALU is a major concern. In this paper a low power 32 bit ALU is designed using VHDL. Lower power consumption is achieved by using clock gating technique than conventional design. A carry skip adder with variable block length is used for the arithmetic unit to achieve better performance and compared with the performance of the ALU based on Ripple Carry Adder.  The design is then implemented in Xilinx Spartan 3E FPGA . The Carry Skip Adder based ALU achieves a maximum frequency of 49.48 MHz with a dynamic power dissipation of 2.18 mW when operated at 10 MHz.


ALU, clock gating, CPU, CMOS, FPGA, MOSFET, Spartan3E, VHDL

Full Text:



  • There are currently no refbacks.